

Forget Failure: Exploiting SRAM Data Remanence for Low-overhead Intermittent Computation

Harrison Williams hrwill@vt.edu Xun (Steve) Jian xunj@vt.edu Matthew Hicks mdhicks2@vt.edu



Processors are small














Batteries are burdensome










Harvesting energy from the environment
























Intermittent power means intermittent computation

Common-case failure

- Time limit
- Energy limit
- Correctness issues







Challenge: Preserve volatile state

Solution: Checkpoint to Non-Volatile Memory (NVM) before failure [Ransford '11]



Memory choice determines performance

Flash

- Most common NVM
- ✗ Fast reads, <u>slow</u> writes
- **Low endurance** (lifespan: 1 day)

Emerging memories (FRAM)

- High checkpoint performance
- ***** Lower execution performance
- **X** Limited options





Memory choice determines performance

Static RAM (SRAM)

- Highest performance
- + Ubiquitous
- + No transfer overhead
- ★ Volatile






SRAM has time-dependent volatility

Full data retention for > 5 minutes

Past work: ~2 second retention with no added capacitor! [Rahmati '12]





Intermittent off times are short


Off times ≈ on times (short)

Retention at 20° C:

- Flash: 100 years
- SRAM: 6 minutes

SRAM retention fits!

Why use NVM at all?



COMPUTER SCIENCE

Some off times are long





Long off times = predictable

Long off times = irrelevant






Avoid all NVM-writes by taking checkpoints that reside entirely in SRAM.

Goals:


1. Efficiency - take advantage of common case short off times

2. Correctness - handle uncommon case long off times









How did we evaluate it?

Platforms


- MSP430G2553 (Flash)
- MSP430FR6989 (FRAM)
 - CRC engine

Benchmarks

- DSP, math, sorting
- Benchmark-agnostic


Baseline

One-time checkpoints to NVM






Flash: high overhead in all cases




COMPUTER SCIENCE

16

TotalRecall: FRAM-level performance anywhere






 $47~\mu\text{F}$ Clock frequency and capacitor size

COMPUTER SCIENCE

17

Benchmarks complete in ideal time





TotalRecall Summary

Preserves program data using SRAM remanence - not costly NVM

Protects against data loss with a simple, quick integrity check

Outperforms state-of-the-art NVM with a software update

Solution Result: efficient intermittent computation on **any** platform

https://github.com/FoRTE-Research/TotalRecall-artifact

